

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/748,285	12/29/2003	Stephan J. Jourdan	Intel 2207/17048	8395	
75	90 11/09/2006		EXAMINER		
KENYON & KENYON Suite 600			LAI, VINCENT		
333 W. San Car	los Street		ART UNIT	PAPER NUMBER	
San Jose, CA	San Jose, CA 95110-2711 2181			<u> </u>	
			DATE MAILED: 11/09/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)		
Office Action Summary		10/748,285	JOURDAN, STEPHAN	JOURDAN, STEPHAN J.	
		Examiner	Art Unit		
		Vincent Lai	2181		
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet v	vith the correspondence addres	s	
WHIC - Exter after - If NC - Failu Any (ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE of time may be available under the provisions of 37 CFR 1.15 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period ver to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUN 36(a). In no event, however, may a vill apply and will expire SIX (6) MO , cause the application to become	IICATION. a reply be timely filed ONTHS from the mailing date of this communated the communated state of this communated the communated state of this community state of		
Status					
2a)⊠	Responsive to communication(s) filed on <u>21 Al</u> This action is FINAL . 2b) This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final.	• •	rits is	
Dispositi	on of Claims			•	
5)□ 6)⊠ 7)□	Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.			
Applicati	on Papers			•	
10)	The specification is objected to by the Examine The drawing(s) filed on is/are: a) accent accent any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine	epted or b) objected to drawing(s) be held in abeya ion is required if the drawin	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.		
Priority u	ınder 35 U.S.C. § 119		•		
12) [a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority documents application from the International Bureau	s have been received. s have been received in a rity documents have bee a (PCT Rule 17.2(a)).	Application No n received in this National Stag	je	
* S	ee the attached detailed Office action for a list	of the certified copies no	t received. 11 JPM . UCC		
2) Notic 3) Inforr	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	Paper No	SUPERVISORY PATENT EXAM TECHNOLOGY CENTER 210 1000 C Summary (PTO-413) (s)/Mail Date Informal Patent Application		

DETAILED ACTION

Response to Amendment

- 1. Acknowledgment is made of the amendments to the title, and claims.
- 2. Objections to the title and claims are withdrawn after considering amendments.
- 3. 35 USC 112 rejections are withdrawn after considering amendments.

[Examiner's Note: It is noted that remarks appear to have a typographical error. The serial number at the top of the pages 2-11 is indicated as 10/358,012 whereas the serial number of Application is 10/748,285. It appears that only the serial number is incorrect as remarks do indeed address points made in the office action].

Response to Arguments

4. Applicant's arguments filed 21 August 2006 have been fully considered but they are not persuasive.

Applicant argues, "[Rotenberg] does not teach 'reviewing a first branching behavior of a first previous set of branching instructions,' because Rotenberg does not teach reviewing a first branching behavior, it likewise does not teach 'selecting a trace from among the multiple traces based on the branching behavior of the first previous set of branching instructions.'"

Application/Control Number: 10/748,285 Page 3

Art Unit: 2181

In page 5, column 2, lines 15-21, Rotenberg teaches that the prediction of a trace cache is accessed. The comparison made is between the predicted branch sequence and the trace sequence, which is the previous set of branching instructions. The comparison looks at whether the predicted branch sequence matches that of the trace sequence, therefore meaning that the behavior of a previous set of branching instructions is reviewed.

In page 5, column 2, lines 25-26, Rotenberg teaches that the if a match is made, the entire trace cache is fed into the instruction latch, meaning that "selecting a trace from among the multiple traces based on the branching behavior of the first previous set of branching instructions" is done.

Claim Objections

- 5. Claims 4 and 9 are objected to because of the following informalities: "...further comprising determining based on which instruction within a block of instructions creates the branch whether the new trace is generated" is grammatically incorrect. It appears parenthetical commas are missing. Appropriate correction is required.
- 6. Claim 10 is objected to because of the following informalities: "...further comprising determining based on which instruction within a block of instructions the branch occurs in, whether an alternate trace is generated" is grammatically incorrect. It appears a comma is missing. Appropriate correction is required.

Art Unit: 2181

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 7. Claims 1-2, 11-12, and 16-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Rotenberg et al ("Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching", Eric Rotenberg, Steve Bennett, James E Smith, IEEE, 1996; herein referred to as "Rotenberg".).

Regarding **independent claim 1**, Rotenberg discloses a method comprising: reviewing a first branching behavior of a first previous set of branching instructions executed by a processor [see Rotenberg, Page. 5, Col. 2, lines 16-18; Examiner's note: Rotenberg discloses comparing predictions made by a branch predictor with the branching behavior of a trace, thus reviewing the branch behavior.]; reviewing multiple traces that have a same beginning instruction [see Rotenberg, Page 5, Col. 2, lines 21-23 "... the fetch address matches the tag..."; Page 5, Col. 1, line 18 "tag: identifies the starting address of the trace."; Page. 6, Col. 1, lines 27-33;]; and selecting a trace from among the multiple traces based on the branching behavior of the first previous set of branching instructions [see Rotenberg, Page 5, Col. 2, lines 16-18 "The predictor generates multiple branch predictions while the caches are accessed."; Page 5, Col. 2, lines 21-23; "... the branch predictions match the branch flags..."; Page 5, Col. 1, lines

Art Unit: 2181

19-21 "branch flags: there is a single bit for each branch within the trace to indicate the path followed after the branch (taken/not taken).].

Regarding claim 2, Rotenberg discloses the method of claim 1, further comprising: selecting the trace from among the multiple traces that has a second branching behavior of a second previous set of branching instructions that matches the first branching behavior of the first previous set of branching instructions [see Rotenberg, Page 5, Col. 2, lines 20-22, "...the branch predictions match the branch flags..."; Examiner's note: Inherently, a trace may be accessed multiple times, thus reviewing a second branching behavior and comparing it to a prior behavior.].

Regarding independent claim 11, Rotenberg discloses a processor comprising:

a branch predictor [see Rotenberg, Page 4, Fig. 3, element "Multiple Branch Predictor"]

to review a first branching behavior of a first previous set of branching instructions

executed by a processor [see Rotenberg, Page 5, Col. 2, lines 21-23 "... the fetch

address matches the tag..."; Page 5, Col. 1, line 18 "tag: identifies the starting address

of the trace."; Page. 6, Col. 1, lines 27-33;]; a trace cache [see Rotenberg, Page 5, Fig.

4] to store multiple traces that have a same beginning instruction [see Rotenberg, Page

5, Col. 2, lines 21-23 "... the fetch address matches the tag..."; Page 5, Col. 1, line 18

"tag: identifies the starting address of the trace."]; and a fetching mechanism to retrieve

a trace from among the multiple traces based on the first branching behavior of the

previous set of branching instructions [see Rotenberg, Page 5, Col. 2, lines 16-18 "The

predictor generates multiple branch predictions while the caches are accessed."; Page 5, Col. 2, lines 21-23; "... the branch predictions match the branch flags..."; Page 5, Col. 1, lines 19-21 "branch flags: there is a single bit for each branch within the trace to indicate the path followed after the branch (taken/not taken).].

Regarding claim 12, Rotenberg discloses the processor of claim 11, wherein the fetching mechanism is to select the trace from among the multiple traces that has a second branching behavior of a second previous set of branching instructions that matches the first branching behavior of the first previous set of branching instructions [see Rotenberg, Page 5, Col. 2, lines 20-22, "... the branch predictions match the branch flags..."].

Regarding **independent claim 16**, Rotenberg a system comprising: a memory to store a set of instructions [see Rotenberg, Page 1, Col. 1, lines 17-19; Examiner's note: Rotenberg discloses a trace cache within a superscalar environment. It would have been obvious to one of ordinary skill in the art at the time of invention that a processing environment would need a memory to store a set of instructions to provide functionality for the invention.]; a processor coupled to the memory to execute the set of instructions [see Rotenberg, Page. 1, Fig. 1; Examiner's note: It is inherent that Rotenberg intends the trace cache to be utilized within a processor capable of executing instructions.], the processor with a branch predictor [see Rotenberg, Page 4, Fig. 3, element "Multiple Branch Predictor"] to review a first branching behavior of a first previous set of

branching instructions executed by a processor [see Rotenberg, Page. 5, Col. 2, lines 16-18; Examiner's note: Rotenberg discloses comparing predictions made by a branch predictor with the branching behavior of a trace, thus reviewing the branch behavior.], a trace cache [see Rotenberg, Page 5, Fig. 4] to store multiple traces that have a same beginning instruction [see Rotenberg, Page 5, Col. 2, lines 21-23 "... the fetch address matches the tag..."; Page 5, Col. 1, line 18 "tag: identifies the starting address of the trace."; Page. 6, Col. 1, lines 27-33;], and a fetching mechanism to retrieve a trace from among the multiple traces based on the first branching behavior of the previous set of branching instructions [see Rotenberg, Page 5, Col. 2, lines 16-18 "The predictor generates multiple branch predictions while the caches are accessed."; Page 5, Col. 2, lines 21-23; "... the branch predictions match the branch flags..."; Page 5, Col. 1, lines 19-21 "branch flags: there is a single bit for each branch within the trace to indicate the path followed after the branch (taken/not taken).]

Regarding claim 17, Rotenberg discloses a system of claim 16, wherein the fetching mechanism is to select the trace from among the multiple traces that has a second branching behavior of a second previous set of branching instructions that matches the first branching behavior of the first previous set of branching instructions [see Rotenberg, Page 5, Col. 2, lines 20-22, "... the branch predictions match the branch flags..."].

Art Unit: 2181

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 3, 13, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Nair (US Pat. No. 6,304,962).

Regarding claim 3, Rotenberg discloses the limitations as stated in independent claim 1.

Rotenberg does not explicitly disclose generating a new trace if a divergence occurs in a pre-determined location in the trace.

Nair does disclose generating a new trace if a divergence occurs in a predetermined location in the trace [see Nair, Col. 8, lines 34-39].

The advantage of generating a new trace if a divergence occurs in a trace would have been to allow for a processor to dynamically update a trace cache with up-to-date information regarding the outcome of branches within a trace. Said updating would allow a processor to maintain an accurate representation of the most recent performance of a given trace. This advantage is desirable in the environment provided by Rotenberg as it would have allowed for fewer mispredictions of branch instructions while enabling a processor to maintain the use of a trace cache architecture. This

advantage would have motivated one of ordinary skill in the art to allow a trace cache to be updated upon an invalid branch prediction of an instruction within a trace.

Regarding claim 13, Rotenberg discloses the limitations as stated in independent claim 11.

Rotenberg does not explicitly disclose a processing core to [executing] the trace and to generate a new trace if a divergence occurs in a pre-determined location in the trace.

Nair does disclose a processing core to [executing] the trace and to generate a new trace if a divergence occurs in a pre-determined location in the trace [see Nair, Col. 8, lines 34-39].

The advantage of generating a new trace if a divergence occurs in a trace would have been to allow for a processor to dynamically update a trace cache with up-to-date information regarding the outcome of branches within a trace. Said updating would allow a processor to maintain an accurate representation of the most recent performance of a given trace. This advantage is desirable in the environment provided by Rotenberg as it would have allowed for fewer mispredictions of branch instructions while enabling a processor to maintain the use of a trace cache architecture. This advantage would have motivated one of ordinary skill in the art to allow a trace cache to be updated upon an invalid branch prediction of an instruction within a trace.

Regarding claim 18, Rotenberg discloses the limitations as stated in .
independent claim 16.

Rotenberg does not explicitly disclose a processing core to execute the trace and to generate a new trace if a divergence occurs in a pre-determined location in the trace.

Nair does disclose a processing core to execute the trace and to generate a new trace if a divergence occurs in a pre-determined location in the trace [see Nair, Col. 8, lines 34-39].

The advantage of generating a new trace if a divergence occurs in a trace would have been to allow for a processor to dynamically update a trace cache with up-to-date information regarding the outcome of branches within a trace. Said updating would allow a processor to maintain an accurate representation of the most recent performance of a given trace. This advantage is desirable in the environment provided by Rotenberg as it would have allowed for fewer mispredictions of branch instructions while enabling a processor to maintain the use of a trace cache architecture. This advantage would have motivated one of ordinary skill in the art to allow a trace cache to be updated upon an invalid branch prediction of an instruction within a trace.

9. Claims 4-5, 14-15, and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Nair in view of Patel ().

Regarding **claim 4**, Rotenberg and Nair disclose the limitations as stated in **claim 3**.

Rotenberg and Nair do not disclose further comprising determining based on which instruction within a block of instructions creates the branch whether the new trace is generated.

Patel does disclose further comprising determining based on which instruction within a block of instructions creates the branch whether the new trace is generated [see Patel, Page. 75, lines 7-9].

The advantage of determining whether a new trace should be generated based on its location within a block of instructions would have been to minimize the negative effects of trace fragmentation within the trace cache [see Patel, Page 75, lines 12-13], for example, in tight loop situations utilizing backwards branch instructions [see Patel, Page 75, lines 13-14]. This advantage is desirable in the environment disclosed by Rotenberg and Nair as it would have increased the throughput of the processor and the speed at which instructions could be fetched due to the minimization of fragmentation within the trace cache. This advantage would have motivated one of ordinary skill in the art at the time of invention to base the generation of new traces on the position of an instruction, as disclosed by Patel, within the invention disclosed by Rotenberg and Patel.

Regarding **claim 5**, Rotenberg and Nair disclose the limitations as stated in **claim 3**.

Rotenberg and Nair do not explicitly disclose further comprising determining, based on which block of instructions the branch occurs in, whether an alternate trace is generated.

However, Patel discloses selectively packing traces dependent on their position within a trace block. Patel does not explicitly disclose selecting traces to be packed based on block position, however, Patel states the goal of selectively generating traces based on instruction position would have been to increase the fetch bandwidth of a trace cache. It would have been obvious to one of ordinary skill in the art at the time of invention to base the generation of a trace based on the block the trace resides in as it is merely a higher level of hierarchy (instruction – trace – block – cache) and the implementation would have been theoretically similar to that of denying the creation of a trace based on the instruction placement within a block. The advantages of selectively generating traces has been discussed in the arguments concerning the preceding claim and will not be repeated in this rejection. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the trace creation selection mechanism disclosed by Patel in a higher level of cache hierarchy, such as the block level.

Regarding **claim 14**, Rotenberg and Nair disclose the limitations as stated in **claim 13**.

Rotenberg and Nair do not disclose the new trace [being] generated is based on which instruction within a block of instructions creates the branch.

Patel does disclose the new trace [being] generated is based on which instruction within a block of instructions creates the branch [see Patel, Page. 75, lines 7-9].

The advantage of determining whether a new trace should be generated based on its location within a block of instructions would have been to minimize the negative effects of trace fragmentation within the trace cache [see Patel, Page 75, lines 12-13], for example, in tight loop situations utilizing backwards branch instructions [see Patel, Page 75, lines 13-14]. This advantage is desirable in the environment disclosed by Rotenberg and Nair as it would have increased the throughput of the processor and the speed at which instructions could be fetched due to the minimization of fragmentation within the trace cache. This advantage would have motivated one of ordinary skill in the art at the time of invention to base the generation of new traces on the position of an instruction, as disclosed by Patel, within the invention disclosed by Rotenberg and Patel.

Regarding **claim 15**, Rotenberg and Nair disclose the limitations as stated in **claim 13**.

Rotenberg and Nair do not explicitly disclose an alternate trace [being] generated [being] based on which block of instructions the branch occurs in.

However, Patel discloses selectively packing traces dependent on their position within a trace block. Patel does not explicitly disclose selecting traces to be packed based on block position, however, Patel states the goal of selectively generating traces

based on instruction position would have been to increase the fetch bandwidth of a trace cache. It would have been obvious to one of ordinary skill in the art at the time of invention to base the generation of a trace based on the block the trace resides in as it is merely a higher level of hierarchy (instruction – trace – block – cache) and the implementation would have been theoretically similar to that of denying the creation of a trace based on the instruction placement within a block. The advantages of selectively generating traces has been discussed in the arguments concerning the preceding claim and will not be repeated in this rejection. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the trace creation selection mechanism disclosed by Patel in a higher level of cache hierarchy, such as the block level.

Regarding claim 19, Rotenberg and Nair disclose the limitations as stated in claim 18.

Rotenberg and Nair do not disclose the new trace [being] generated is based on which instruction within a block of instructions creates the branch.

Patel does disclose the new trace [being] generated is based on which instruction within a block of instructions creates the branch [see Patel, Page. 75, lines 7-9].

The advantage of determining whether a new trace should be generated based on its location within a block of instructions would have been to minimize the negative effects of trace fragmentation within the trace cache [see Patel, Page 75, lines 12-13],

for example, in tight loop situations utilizing backwards branch instructions [see Patel, Page 75, lines 13-14]. This advantage is desirable in the environment disclosed by Rotenberg and Nair as it would have increased the throughput of the processor and the speed at which instructions could be fetched due to the minimization of fragmentation within the trace cache. This advantage would have motivated one of ordinary skill in the art at the time of invention to base the generation of new traces on the position of an instruction, as disclosed by Patel, within the invention disclosed by Rotenberg and Patel.

Regarding claim 20, Rotenberg and Nair disclose the limitations as stated in claim 18.

Rotenberg and Nair do not explicitly disclose an alternate trace [being] generated [being] based on which block of instructions the branch occurs in.

However, Patel discloses selectively packing traces dependent on their position within a trace block. Patel does not explicitly disclose selecting traces to be packed based on block position, however, Patel states the goal of selectively generating traces based on instruction position would have been to increase the fetch bandwidth of a trace cache. It would have been obvious to one of ordinary skill in the art at the time of invention to base the generation of a trace based on the block the trace resides in as it is merely a higher level of hierarchy (instruction – trace – block – cache) and the implementation would have been theoretically similar to that of denying the creation of a trace based on the instruction placement within a block. The advantages of selectively

Art Unit: 2181

generating traces has been discussed in the arguments concerning the preceding claim and will not be repeated in this rejection. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the trace creation selection mechanism disclosed by Patel in a higher level of cache hierarchy, such as the block level.

10. Claims 6-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Tanenbaum (Andrew S. Tanenbaum. *Structured Computer Organization*, 1984. Pg. 10-11; herein referred to as "Tanenbaum").

Regarding **independent claim 6**, Rotenberg discloses *reviewing a first*branching behavior of a first previous set of branching instructions executed by a

processor; reviewing multiple traces that have a same beginning instruction; and

selecting a trace from among the multiple traces based on the branching behavior of the

first previous set of branching instructions.

Rotenberg does not disclose a set of instructions residing in a storage medium, said set of instructions capable of being executed by a processor to implement a method

However, Tanenbaum discloses that "hardware and software are logically equivalent" and that any hardware apparatus can be simulated in software [see Tanenbaum, p. 11, lines 11-13]. The advantage of implementing the method disclosed within claim 18 within a machine-accessible medium would have been to exploit the

advantages of software-based approaches such as cost or ease of upgrading [see Tanenbaum, p. 11, lines 13-15]. This advantage would have motivated one of ordinary skill in the art to implement the method disclosed in the body of claim 6 in software as opposed to in hardware.

Regarding claim 7, Rotenberg and Tanenbaum disclose the limitations as stated in independent claim 6.

Rotenberg further discloses selecting the trace from among the multiple traces that has a second branching behavior of a second previous set of branching instructions that matches the first branching behavior of the first previous set of branching instructions [see Rotenberg, Page 5, Col. 2, lines 20-22, "...the branch predictions match the branch flags..."].

11. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Nair and in view of Tanenbaum.

Regarding claim 8, Rotenberg and Tanenbaum disclose the limitations as stated in independent claim 6.

Rotenberg and Tanenbaum do not explicitly disclose *generating a new trace if a divergence occurs in a pre-determined location in the trace.*

Nair does disclose generating a new trace if a divergence occurs in a predetermined location in the trace [see Nair, Col. 8, lines 34-39]. Application/Control Number: 10/748,285 Page 18

Art Unit: 2181

The advantage of generating a new trace if a divergence occurs in a trace would have been to allow for a processor to dynamically update a trace cache with up-to-date information regarding the outcome of branches within a trace. Said updating would allow a processor to maintain an accurate representation of the most recent performance of a given trace. This advantage is desirable in the environment provided by Rotenberg as it would have allowed for fewer mispredictions of branch instructions while enabling a processor to maintain the use of a trace cache architecture. This advantage would have motivated one of ordinary skill in the art to allow a trace cache to be updated upon an invalid branch prediction of an instruction within a trace.

12. Claims 9-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rotenberg in view of Nair and in view of Patel and in view of Tanenbaum.

Regarding **claim 9**, Rotenberg, Nair and Tanenbaum disclose the limitations as stated in **claim 8**.

Rotenberg, Nair and Tanenbaum do not disclose further comprising determining based on which instruction within a block of instructions creates the branch whether the new trace is generated.

Patel does disclose further comprising determining based on which instruction within a block of instructions creates the branch whether the new trace is generated [see Patel, Page. 75, lines 7-9].

The advantage of determining whether a new trace should be generated based on its location within a block of instructions would have been to minimize the negative effects of trace fragmentation within the trace cache [see Patel, Page 75, lines 12-13], for example, in tight loop situations utilizing backwards branch instructions [see Patel, Page 75, lines 13-14]. This advantage is desirable in the environment disclosed by Rotenberg and Nair as it would have increased the throughput of the processor and the speed at which instructions could be fetched due to the minimization of fragmentation within the trace cache. This advantage would have motivated one of ordinary skill in the art at the time of invention to base the generation of new traces on the position of an instruction, as disclosed by Patel, within the invention disclosed by Rotenberg and Patel.

Regarding **claim 10**, Rotenberg, **Nair** and **Tanenbaum** disclose the limitations as stated in **claim 8**.

Rotenberg, Nair and Tanenbaum do not explicitly disclose the alternate trace [being] generated [being] based on which block of instructions the branch occurs in.

However, Patel discloses selectively packing traces dependent on their position within a trace block. Patel does not explicitly disclose selecting traces to be packed based on block position, however, Patel states the goal of selectively generating traces based on instruction position would have been to increase the fetch bandwidth of a trace cache. It would have been obvious to one of ordinary skill in the art at the time of invention to base the generation of a trace based on the block the trace resides in as it

Application/Control Number: 10/748,285 Page 20

Art Unit: 2181

is merely a higher level of hierarchy (instruction – trace – block – cache) and the implementation would have been theoretically similar to that of denying the creation of a trace based on the instruction placement within a block. The advantages of selectively generating traces has been discussed in the arguments concerning the preceding claim and will not be repeated in this rejection. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to utilize the trace creation selection mechanism disclosed by Patel in a higher level of cache hierarchy, such as the block level.

Conclusion

13. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2181

14. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vincent Lai whose telephone number is (571) 272-6749. The examiner can normally be reached on M-F 8:00-5:30 (First BiWeek Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Fritz M. Fleming can be reached on (571) 272-4145. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Vincent Lai Examiner Art Unit 2181

vl November 4, 2006

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

3m. flower

Page 21